Parallel system design for time-delay neural networks

Zhang, D. ; Pal, S. K. (2000) Parallel system design for time-delay neural networks IEEE Transactions on Systems, Man, and Cybernetics - Part C: Applications and Reviews, 30 (2). pp. 265-275. ISSN 1094-6977

Full text not available from this repository.

Official URL: http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arn...

Related URL: http://dx.doi.org/10.1109/5326.868447

Abstract

The authors develop a parallel structure for the time-delay neural network used in some speech recognition applications. The effectiveness of the design is illustrated by: (1) extracting a window computing model from the time-delay neural systems; (2) building its pipelined architecture with parallel or serial processing stages; and (3) applying this parallel window computing to some typical speech recognition systems. An analysis of the complexity of the proposed design shows a greatly reduced complexity while maintaining a high throughput rate.

Item Type:Article
Source:Copyright of this article belongs to IEEE.
ID Code:77682
Deposited On:14 Jan 2012 06:03
Last Modified:14 Jan 2012 06:03

Repository Staff Only: item control page