Shrivastava, M. ; Baghini, M. S. ; Gossner, H. ; Rao, V. R. (2010) Part I: Mixed-signal performance of various high-voltage drain-extended MOS devices IEEE Transactions on Electron Devices, 57 (2). pp. 448-457. ISSN 0018-9383
Full text not available from this repository.
Official URL: http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumb...
Related URL: http://dx.doi.org/10.1109/TED.2009.2036796
Abstract
In this paper, the optimization issues of various drain-extended devices are discussed for input/output applications. The mixed-signal performance, impact of process variations, and gate oxide reliability of these devices are compared. Lightly doped drain MOS (LDDMOS) was found to have a moderate performance advantage as compared to shallow trench isolation (STI) and non-STI drain-extended MOS (DeMOS) devices. Non-STI DeMOS devices have improved circuit performance but suffer from the worst gate oxide reliability. Incorporating an STI region underneath the gate-drain overlap improves the gate oxide reliability, although it degrades the mixed-signal characteristics of the device. The single-halo nature of DeMOS devices has been shown to be effective in suppressing the short-channel effects.
Item Type: | Article |
---|---|
Source: | Copyright of this article belongs to IEEE. |
ID Code: | 41537 |
Deposited On: | 30 May 2011 07:41 |
Last Modified: | 30 May 2011 07:41 |
Repository Staff Only: item control page