Gupta, Manish ; Chandru, Vijay (1996) A Flat Concurrent Prolog Compiler for PARAM IETE Journal of Research, 42 (3). pp. 161-164. ISSN 0377-2063
Full text not available from this repository.
Official URL: http://doi.org/10.1080/03772063.1996.11415920
Related URL: http://dx.doi.org/10.1080/03772063.1996.11415920
Abstract
We describe a compiler for the Flat Concurrent Prolog language on a message passing multiprocessor architecture. This compiler permits symbolic and declarative programming in the syntax of Guarded Horn Rules. The implementation has been verified and tested on the 64-node PARAM parallel computer developed by C-DAC (Centre for the Development of Advanced Computing, India). Flat Concurrent Prolog (FCP) is a logic programming language designed for concurrent programming and parallel execution. It is a process oriented language, which embodies dataflow synchronization and guarded-command as its basic control mechanisms. An identical algorithm is executed on every processor in the network. We assume regular network topologies like mesh, ring, etc. Each node has a local memory. The algorithm comprises of two important parts: reduction and communication. The most difficult task is to integrate the solutions of problems that arise in the implementation in a coherent and efficient manner. We have tested the efficacy of the compiler on various benchmark problems of the ICOT project that have been reported in the recent book by Evan Tick. These problems include Quicksort, 8-queens, and Prime Number Generation. The results of the preliminary tests are favourable. We are currently examining issues like indexing and load balancing to further optimize our compiler.
Item Type: | Article |
---|---|
Source: | Copyright of this article belongs to Informa UK Limited |
ID Code: | 132573 |
Deposited On: | 20 Dec 2022 05:14 |
Last Modified: | 20 Dec 2022 05:14 |
Repository Staff Only: item control page