Bharath, G Veera ; Hota, Arpan ; Agarwal, Vivek (2017) A Novel 1-ϕ, 5-level transformerless inverter with voltage boosting capability In: 2017 National Power Electronics Conference (NPEC), 18-20 Dec. 2017, Pune, India.
Full text not available from this repository.
Official URL: http://doi.org/10.1109/NPEC.2017.8310487
Related URL: http://dx.doi.org/10.1109/NPEC.2017.8310487
Abstract
This paper presents a new topology for a five level inverter with voltage boost capability and Common Mode Voltage (CMV) elimination. The CMV elimination is achieved by having a common ground between the load and the negative PV terminal. Further, due to the elimination of CMV, the proposed multilevel inverter (MLI) is free from grid leakage current or panel leakage current. The proposed topology is also capable of boosting the voltage using the principle of switched capacitor converters. The presented topology is compared with other existing topologies to prove its superiority. Simulation results are presented to confirm the capability of the proposed MLI. Experiments are underway and those results will be included in the later version of the paper.
| Item Type: | Conference or Workshop Item (Paper) |
|---|---|
| Source: | Copyright of this article belongs to Institute of Electrical and Electronics Engineers. |
| Keywords: | Common Mode Voltage (CMV); Boosting; Leakage Current Elimination; 1-φ Multilevel Inverter. |
| ID Code: | 115581 |
| Deposited On: | 24 Mar 2021 12:29 |
| Last Modified: | 24 Mar 2021 12:29 |
Repository Staff Only: item control page
