Singh, Pawan K ; Bisht, Gaurav ; Sivatheja, M. ; Sandhya, C. ; Mukhopadhyay, Gautam ; Mahapatra, Souvik ; Hofmann, Ralf ; Singh, Kaushal ; Krishna, Nety (2009) Reliability of single and dual Layer Pt nanocrystal devices for NAND flash applications: A 2-region model for endurance defect generation In: 2009 IEEE International Reliability Physics Symposium, 26-30 April, 2009, Montreal, QC, Canada.
Full text not available from this repository.
Official URL: http://ieeexplore.ieee.org/document/5173268/
Related URL: http://dx.doi.org/10.1109/IRPS.2009.5173268
Abstract
Nanocrystal (NC) based memory devices are considered a possible alternative for floating gate (FG) replacement below 30nm node. In this work, endurance reliability of Pt NC devices is investigated for single layer (SL) and dual layer (DL) structures. The degradation in the devices due to Program/Erase (P/E) stress is investigated. Relative improvement in reliability of DL structure over SL structure is shown. A physical model for defect generation in the gate stack is proposed which is able to explain endurance and post-cycling characteristics. Dual layer structure is shown to have better inherent reliability over single layer structure.
| Item Type: | Conference or Workshop Item (Paper) |
|---|---|
| Source: | Copyright of this article belongs to Institute of Electrical and Electronics Engineers. |
| Keywords: | Reliability; Component; Metal Nanocrystal; Flash Memory; MLC |
| ID Code: | 112619 |
| Deposited On: | 12 Apr 2018 07:22 |
| Last Modified: | 12 Apr 2018 07:22 |
Repository Staff Only: item control page
