Singh, Bhim ; Arya, Sabha Raj (2013) Implementation of single-phase enhanced phase-locked loop-based control algorithm for three-phase DSTATCOM IEEE Transactions on Power Delivery, 28 (3). pp. 1516-1524. ISSN 0885-8977
Full text not available from this repository.
Official URL: http://ieeexplore.ieee.org/document/6512074/
Related URL: http://dx.doi.org/10.1109/TPWRD.2013.2257876
Abstract
This paper presents a control algorithm based on enhanced phase-locked loop (EPLL) for distribution static compensator (DSTATCOM) to compensate reactive power, to provide load balancing, to eliminate harmonics, to correct power factor, and to regulate point of common coupling (PCC) voltages under linear and nonlinear loads. In this approach, an extraction of fundamental active and reactive power components of load currents for the estimation of source currents includes a signal-processing algorithm based on the EPLL scheme. The proposed control algorithm is implemented using a digital signal processor. Test results on a developed DSTATCOM are presented to validate the proposed control algorithm for compensation of reactive power, load balancing, harmonics elimination, power factor correction, and zero voltage regulation at PCC.
Item Type: | Article |
---|---|
Source: | Copyright of this article belongs to Institute of Electrical and Electronics Engineers. |
Keywords: | Zero Voltage Regulation (ZVR); Distribution Static Compensator (DSTATCOM); Enhanced Phase-Locked Loop (EPLL); Load Balancing; Reactive Power Compensation |
ID Code: | 106101 |
Deposited On: | 07 Aug 2017 12:37 |
Last Modified: | 07 Aug 2017 12:37 |
Repository Staff Only: item control page