Coverage management with inline assertions and formal test points

Abstract

This paper studies the problem of coverage management with two emerging formalisms in simulation based validation, namely formal specification of test points and the use of inline temporal assertions. We present methods for checking whether a test-bench with inline assertion covers a set of formal test points. This is particularly useful in developing verification IPs for standard on-chip protocols where the development team must make sure that the test bench provided in the verification IP checks all the important aspects of the protocol. We demonstrate the efficacy of our approach over the ARM AMBA verification IP.