Timing verification of UML activity diagram based code block level models for real time multiprocessor system-on-chip applications

Das, D. ; Kumar, R. ; Chakrabarti, P. P. (2006) Timing verification of UML activity diagram based code block level models for real time multiprocessor system-on-chip applications Software Engineering Conference . pp. 199-208. ISSN 1530-1362

Full text not available from this repository.

Official URL: http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arn...

Related URL: http://dx.doi.org/10.1109/APSEC.2006.56

Abstract

The UML activity diagram language is the de facto language for behavioral modeling capable of block level modeling of real time multiprocessor SoC applications where timing behavior is a critical aspect. Although there are several tools for timing verification of logics with branching time semantics, there are no known model checkers for timing verification of logics with linear time semantics as needed for many verification tasks. This work deals with timing verification of UML activity diagram models of applications. We propose a subset of TPTL (timed prepositional temporal logic) for specifying timing queries. We develop an automata based model checker for verifying such queries. We present a comparison of the proposed timing verification with the state of the art for random test-cases.

Item Type:Article
Source:Copyright of this article belongs to Institute of Electrical and Electronic Engineers.
ID Code:5990
Deposited On:19 Oct 2010 09:59
Last Modified:20 May 2011 09:22

Repository Staff Only: item control page