Open computation tree logic for formal verification of modules

Chakrabarti, P. P. ; Dasgupta, P. ; Chakrabarti, A. (2002) Open computation tree logic for formal verification of modules Asia and South Pacific Design Automation Conference . pp. 735-740.

PDF - Publisher Version

Official URL:

Related URL:


Modules of large VLSI circuits are often designed by different designers spread across the globe. One of the main challenges of the designer is to guarantee that the module he/she designs will work correctly in the global design, the details of which, is often unknown to him/her. Modules are open systems whose behavior is subject to the inputs it receives from its environment. It has been shown that verification of open systems (modules) is computationally very hard (EXPTIME complete, 1996) when we consider all possible environments. On the other hand we show that integrating the specification of the properties to be verified with the specification of only the valid input patterns (under which the module is expected to function correctly) gives us a powerful syntax which can be verified in polynomial time. We call the proposed logic Open-CTL (CTL for open systems). The convenience of being able to specify the property and the environment in a unified way in Open-CTL is demonstrated through a study of the PCI Bus properties. We present a symbolic BDD-based verification scheme for checking Open-CTL formulas, and present experimental results on modules from the Texas-97 Verification Benchmark circuits.

Item Type:Article
Source:Copyright of this article belongs to Institute of Electrical and Electronic Engineers.
ID Code:5924
Deposited On:19 Oct 2010 10:11
Last Modified:16 May 2016 16:21

Repository Staff Only: item control page