Signal processing implementation with a dual-bank memory

Umamaheswari, G. ; Eswaran, C. ; Jhunjhunwala, A. (1988) Signal processing implementation with a dual-bank memory Microprocessors and Microsystems, 12 (4). pp. 206-210. ISSN 0141-9331

Full text not available from this repository.

Official URL:

Related URL:


Fast digital signal processing (DSP) chips often lack facilities for general system control and therefore are used as subsystems in larger workstations. The signal processing capability of the system can be significantly enhanced if the signal processor and host processor are allowed to operate concurrently. This paper presents an implementation of a dual-bank data memory to enable parallel operations of a TMS32010 DSP chip and a 68000 host processor. The multipass fast Fourier transform algorithm is divided into concurrent tasks for these processors. The results presented show an enhancement in processing speed.

Item Type:Article
Source:Copyright of this article belongs to Elsevier Science.
Keywords:Digital Signal Processing; Microprocessors; Dual-bank Memory; Fast Fourier Transforms
ID Code:14046
Deposited On:12 Nov 2010 09:15
Last Modified:03 Jun 2011 06:46

Repository Staff Only: item control page