Formal methods for analyzing the completeness of an assertion suite against a high-level fault model

Das, Sayanlan ; Banerjee, Ansuman ; Basu, Prasenjit ; Dasgupta, Pallab ; Chakrabarti, P. P. ; Mohan, Chunduri Rama ; Fix, L. (2005) Formal methods for analyzing the completeness of an assertion suite against a high-level fault model In: 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design, 3-7 January 2005.

Full text not available from this repository.

Official URL: http://ieeexplore.ieee.org/document/1383277/

Related URL: http://dx.doi.org/10.1109/ICVD.2005.101

Abstract

One of the emerging challenges in formal property verification (FPV) technology is the problem of deciding whether sufficient properties have been written to cover the design intent. Existing literature on FPV coverage does not solve this problem adequately, since they primarily analyze the coverage of a specification against a given implementation. On the other hand, we consider the task of determining the coverage of a formal specification against a high-level fault model that is independent of any specific implementation. We show that such a coverage analysis discovers behavioral gaps in the specification and prompts the design architect to add more properties to close the behavioral gaps. Our results establish that the coverage analysis task at this level is computationally complex, but it is possible to obtain a conservative estimate of the coverage at low cost.

Item Type:Conference or Workshop Item (Paper)
Source:Copyright of this article belongs to Institute of Electrical and Electronics Engineers.
ID Code:101695
Deposited On:09 Mar 2018 10:15
Last Modified:09 Mar 2018 10:15

Repository Staff Only: item control page