DC & transient circuit simulation methodologies for organic electronics

Navan, R. R. ; Thakker, R. A. ; Tiwari, S. P. ; Baghini, M. S. ; Patil, M. B. ; Mhaisalkar, S. G. ; Rao, V. R. (2009) DC & transient circuit simulation methodologies for organic electronics Proceedings of the IEEE International Workshop on Electron Devices & Semiconductor Technology, Mumbai, India . pp. 1-4.

Full text not available from this repository.

Official URL: http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumb...

Related URL: http://dx.doi.org/10.1109/EDST.2009.5166122

Abstract

This work establishes a novel circuit simulation methodology for organic thin film transistors (OTFTs). Because of a lack of well developed physical models for OTFTs and due to the limitations of conventional parameter extraction techniques, the approaches presented in this work come in handy for circuit designers. The first approach uses a look-up table (LUT) model, which is implemented in a general purpose public-domain circuit simulator SEQUEL (solver for circuit equations with user-defined elements). In the second approach, circuit simulation is performed using equivalent SPICE parameters, which are extracted using a global optimization technique namely particle swarm optimization (PSO) algorithm. A good match has been observed between LUT simulations and SPICE based circuit simulations for both DC and transient cases.

Item Type:Article
Source:Copyright of this article belongs to Proceedings of the IEEE International Workshop on Electron Devices & Semiconductor Technology, Mumbai, India.
ID Code:79742
Deposited On:28 Jan 2012 11:56
Last Modified:28 Jan 2012 11:56

Repository Staff Only: item control page