Items where Author is "Kumar, D. V."

Group by: Item Type | No Grouping
Number of items: 3.

Kumar, D. V. ; Narasimhalu, K. ; Reddy, P. S. ; Shojaei-Baghini, M. ; Sharma, D. K. ; Patil, M. B. ; Rao, V. R. (2005) Evaluation of the impact of layout on device and analog circuit performance with lateral asymmetric channel MOSFETs IEEE Transactions on Electron Devices, 52 (7). pp. 1603-1609. ISSN 0018-9383

Kumar, D. V. ; Mohapatra, N. R. ; Patil, M. B. ; Rao, V. R. (2003) Application of look-up table approach to high-K gate dielectric MOS transistor circuits Proceedings - IEEE International Conference on VLSI Design . pp. 128-133. ISSN 1063-9667

Kumar, D. V. ; Thakker, R. A. ; Patil, M. B. ; Rao, V. R. (2002) Simulation study of non-quasi static behaviour of MOS transistors Proceedings of the 5th International Conference on Modeling and Simulation of Microsystems, San Juan, Puerto Rico, 1 . pp. 742-745.

This list was generated on Tue Mar 31 15:23:11 2026 UTC.